FORM PTO	-			·		U	.S	. D Ent	EP.	ARTI	MENT OF TRADEMI	ATTY. DOCKET NO 11587 M-10187-	SERIAL NO. 09/867,836			
												APPLICANT				
01	ME	ORM	la <b>t</b> i	ION	D]	SC	LO	SUR	E S	STA:	rement		Eliyahou Harari	i et al	•	
46212	) C2	9 <b>S</b>	eve	ra	1 s.	hed	ets	ii.	F n	ece	ssary)	FILED May 30, 2001		GROUP 2824		
PADAMANY O	E. K.								บ	J. S	. PATE	NT DOCUMEN	ITS			
*EXAMINER INITIAL		DOCUMENT NUMBER									DATE		NAME CLASS			FILING DATE
AT	A12	2 4 3 9 3 4 7 5						5		orl	1983	Kitagawa (	et al.			
AT	A13		4	1		9	9	2		111	1983	Adlhoch				
AT	A14	4	4	9	5	6	0	2		OI.	1985	Sheppard			<u></u>	
									PC	RE	IGN PAT	ENT DOCUM	ents			
		DOCUMENT NUMBER									DATE	c	OUNTRY	CLASS	SUB CLASS	TRANS.? (YES/NO
		Π														-
															<u> </u>	<u> </u>
	OTHE	R E	oct	JME	NTS	5 (	In	clu	dir	ng i	Author,	Title, Da	ate, Pertinent	pages,	Etc.)	
Torelli et al., "Non-Volatile Station Memory Single Chip Including Remote C13 Control Receiver and Memory Display Driver," <u>IEEE Transactions on</u> Consumer Electronics, Vol. CE-29, No. 3, pp. 103-13 (Aug. 1983)																
	C14	Ex	Excerpts from a 1983 Data Book published by SGS-ATES Group, 45 pp. (Nov. 1983)													
	C15		Berenga et al., "E2-PROM TV Synthesizer," <u>IEEE Digest of Technical Papers</u> , Cat. No. 78CH1298-9SSC, 4 pp. (Feb. 1978)													
	C16	1	Klingman, "Microprocessor Systems Design," <u>Prentice-Hall, Inc.</u> , pp. 30-31 (1977)													
	C17	Masuoka et al., "A 256-kbit Flash E'PROM Using Triple-Polysilicon Technology," <u>IEEE Journal of Solid-State Circuits</u> , Vol. SC-22, No. 4, (August 1987)														
	C18	B1 IE	Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells,"  IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 3 (June, 1987)													
AT	C19	Kr Bu	Krick, P.J., "Three-State MNOS Fet Memory Array," IBM Technical Disclosure Bulletin, Vol. 18, No. 12, pps. 4192-4193 (May, 1976)													
EXAMINER										DATE CONSIDERED						
/Andı	/Andrew Tran/												04/27/2006			
* EXAMINER:	ci	itia tati plic	on i	f no	tatio	on c	one	ider	ed,	whet and a	ther or mo	ot citation is dered. Includ	in conformance with copy of this form w	MPEP 609; ith next o	Draw line	through ion to

2/25

FORM PT016 (REV. 8-83						U	.S	. D Ent	EP!	ARTMENT OF	ATTY. DOCKET NO 11587,M <sub>7</sub> 19187-	SERIAL #0. . 09/867,836				
												APPLICANT				
OIP EINFORMATION DISCLOSURE STATEMENT												Eliyahou Harari et al.				
(Ose several sheets if necessary)									FILED	و	GROUP					
												May 30, 2001	2824			
*EXAMINER	3								U	. S. PATE	NT DOCUME	NTS				
*EXAMINER INITIAL			DOC	CUM	ENI	· N	UME	BER		DATE	NAME	CLASS	SUB CLASS	FILING DATE		
AT	A15									O 1989	Casagrande					
AT	A16	4	9	5	6	8	1	6		04/1990	Atsumi et	al.				
AT	A17	4	9	9	9	8	1	3		03/1991	Ohtsuka e	t al.	<u> </u>			
·	FOREIGN PATENT DOCUMENTS															
·		DOCUMENT NUMBER								DATE		COUNTRY	CLASS	SUB CLASS	TRANS.? (YES/NO	
		1	Π		Γ		Π			3					-	
								T		3			<u> </u>	<u> </u>		
	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent pages, Etc.)															
Alberts, et al., "Multi-Bit Storage Fet EAROM Cell," IBM Technical C20 Disclosure Bulletin, Vol. 24, No. 7A, pps. 3311-3314 (December 1981)																
	-	$\vdash$			·		·									
	<del>                                     </del>															
	+-	-														
	_	_										·				
														·		
EXAMINER											DATE CONSIDERED					
/Andrew	Tran	<b>ı</b> /										04/27/2006				
* BEAMINER:	ci	itio tati	on l	f a	tati ot i	D G	one	ider	ed,	whether or n	ot citation is dered. Includ	in conformance with to copy of this form w	MPEP 609;	Draw line communicat	through	

1/25